We report the demonstration of low power phase change memory (PCM) by forming thin self-assembled SiO x nanostructures between Ge 2 Sb 2 Te 5 (GST) and a TiN heater layer utilizing a block copolymer (BCP) self-assembly technology. The reset current was decreased about threefold as fill factor, which is the occupying area fraction of self-assembled SiO x nanostructures on a TiN heater layer, increased to 75.3%. The electro-thermal simulation shows the better heat efficiency due to the nano-patterned insulating oxide.
INTRODUCTION
The self-assembly of diblock copolymers has been considered as an alternative method for photolithography generating sub-10 nm patterns because it has the scalability and costeffectiveness [1] . Despite many advantages of BCP lithography, there have been few demonstrations for its practical application to electronic device [2] [3] [4] [5] . Recently, we the first have demonstrated the low power PCM device using the thin nanostructured SiO x layer formed by a BCP self-assembly process, in which switching power of memory devices is significantly reduced up to 20 times [6] . Although our previous study demonstrate BCP self-assembled nanostructures improve the PCM device with 2 um diameter hole, The possibility of practical applications in current industry have to be proven through tests on submicron PCM structures. In this study, we formed self-assembled SiO x nanostructures at the interface between a GST thin film and a TiN resistive heater within the 500nm circular hole of a PCM cell by microphaseseparation of two mutually incompatible blocks. This approach has notable advantages: (1) Substantial reduction of reset current; By patterning dielectric SiO x nanostructures on TiN heater layer, the contact area between TiN and GST decreased significantly, resulting in the reset current down from 26 mA to 7.5 mA in our research (Figure 3a) . (2) Cost-effectiveness; block copolymer self-assembly is a simple, cost-effective, and scalable maskless nanofabrication technique. (3) Excellent scalability; we previously reported that well-ordered patterns were obtained in 77-nm-wide circular holes [7] . BCP self-assembly can create ordered arrays of sub-20 nm features [8] , (4) Tunability; PS-b-PDMS BCP can be self-assembled into insulating SiOx nanostructures by adjusting the molecular weight and solvent-vapor treatment [9] . To know changes of properties depending on the fill factors, we controlled the geometries of SiO x nanostructures on 500 nm diameter hole such as sphere, ring, and lamella which effectively reduce the contact area between the GST and the TiN thin film to 75.3 % (Figure 1a) . (Figure 1c ). After spinning, the samples were annealed with different solvent vapors at 25 °C for two hours leading to the creation of well-aligned PDMS nanostructures in the PS matrix (Figure 1d) . A two-step CF 4 and O 2 plasma etching process for 24 sec respectively removed the PS matrix and then converted PDMS to silica nanostructure, which remained on the substrate (Figure 1e ). 260 nm GST films as a phase change material were deposited by DC-sputtering on TiN films with and without the SiO x nanostructures. Ti 50 nm and Ta 250 nm films were finally formed by sputterdeposition (Figure 1f) . Figure 2a shows the SEM images of a PCM device. The single Si 2p peak of as-spun PSb-PDMS is found initially at 101.9 eV, while this peak shifts to 103.0 eV after CF 4 and O 2 plasma etching process, indicating that the PS phase has been removed and Si-containing PDMS phase is oxidized into silicon oxide (Figure 2b) . We controlled the geometries of self-assembled blocking oxide nanostructures, which are thermally stable and insulating. The SEM images of self-assembled SiO x nanostructures formed within a 500 nm diameter hole are shown in Figure  2c -2h. The BCPs used in these experiments are PS-b-PDMS BCPs with various molecular weights. The BCPs have different PDMS volume fractions which is 9.8% (45.5 kg/mol), 17.7% (45.5 kg/mol) and 33.7% (45.5 kg/mol) respectively. By using each BCP we obtained diverse self-assembled silica morphologies. In general, the morphologies of the self-assembled nanostructures can be controlled by the volume fraction, molecular weights and solvent vapor in which the film is exposed to increase chain mobility of the blocks. In order to precisely control the morphology, mixed vapors are used for selective swelling of the BCP. Since heptane vapor shows a similar solubility parameter with PDMS polymer, increment of heptane volume fraction (V hep ) induces a larger swelling effect to PDMS block. On the other hand, dimethylformamide (DMF) vapor has an inverse tendency to heptane vapor. This effect results in an increased the volume fraction of PDMS, which makes it possible to obtain varied morphologies such as sphere (Figure 2c An analysis of the PCM characteristics with various morphologies of self-assembled nanostructures was conducted. As the occupying area fraction of self-assembled SiO x nanostructures on a TiN heater layer increase to 75.3%, the reset current, set current, and threshold voltage were reduced from 26 mA to 7.5 mA (Figure 3a) , from 14 mA to 3.6 mA (Figure 3b) , and from 3.5 V to 1.2 V (Figure 3c ). Entire cells have been obtained with 100 resistance ratio (Figure 3d) . SiO x nanostructures with a PCM cells containing self-assembled SiO x ring nanostructure exhibited good stability. The retention of the set/reset state was also measured (Figure 3e) . The read endurance test indicates the stability up to 10 5 read cycles at a read voltage of 0.5 V (Figure 3f ). Temperature distributions in the PCM device with SiO x ring nanostructures is confirmed that GST film reach 1140.9 K at 12 mA reset pulse but the device without self-assembled nanostructures failed to reach over the melting temperature of a GST film (Figure 4a and 4b) . 
RESULTS AND DISCUSSION

CONCLUSIONS
Self-assembled PS-b-PDMS SiO x patterns via BCP lithography are extremely scalable, stable and easily converted to various morphologies. By utilizing this bottom up nanotechnology, we formed diverse self-assembled silica morphologies between a TiN heater layer and GST thin film of the PCM device within a submicron diameter hole. The reset, set and threshold voltage of the PCM with SiO x ring nanostructures were successfully reduced with a good reliability. Electro thermal simulation of the PCM device incorporating BCP nanostructure clearly demonstrated the change of active programming volume and thermal distribution of concentrated temperature. These results imply BCP self-assembly process as a promising method for enhancing the memory device performance.
